Skip to content

Actions: diffblue/hw-cbmc

Actions

Syntactic checks

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
syntax-checks.yaml
1,991 workflow runs
1,991 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Verilog: default aval/bval lowering Syntactic checks #3120: Pull request #668 synchronize by kroening
1m 42s default_aval_bval_encoding
default_aval_bval_encoding
1m 42s
Verilog: default aval/bval lowering Syntactic checks #3119: Pull request #668 synchronize by kroening
9m 38s default_aval_bval_encoding
default_aval_bval_encoding
9m 38s
aval/bval lowering for reduction operators Syntactic checks #3118: Pull request #930 synchronize by kroening
11m 31s reduction3
reduction3
11m 31s
Verilog: tests for arithmetic on x/z Syntactic checks #3117: Pull request #1328 synchronize by kroening
3m 12s avalbval-arithmetic
avalbval-arithmetic
3m 12s
Verilog: tests for arithmetic on x/z Syntactic checks #3116: Pull request #1328 opened by kroening
2m 39s avalbval-arithmetic
avalbval-arithmetic
2m 39s
Verilog: lowering for four-valued zero-extend Syntactic checks #3115: Pull request #796 synchronize by kroening
3m 40s zero-extend
zero-extend
3m 40s
Verilog: lowering for four-valued zero-extend Syntactic checks #3114: Pull request #796 synchronize by kroening
1m 43s zero-extend
zero-extend
1m 43s
Verilog: KNOWNBUG test for four-valued zero extension Syntactic checks #3113: Pull request #1327 synchronize by kroening
2m 59s equality4
equality4
2m 59s
Verilog: KNOWNBUG test for four-valued zero extension Syntactic checks #3112: Pull request #1327 synchronize by kroening
16m 56s equality4
equality4
16m 56s
Verilog: KNOWNBUG test for four-valued zero extension Syntactic checks #3111: Pull request #1327 opened by kroening
1m 41s equality4
equality4
1m 41s
Verilog: extend shl4 test Syntactic checks #3110: Pull request #1326 opened by kroening
1m 42s shl4-ext
shl4-ext
1m 42s
Verilog: use zero_extend_exprt Syntactic checks #3109: Pull request #1302 synchronize by kroening
1m 37s verilog_zero_extend_exprt
verilog_zero_extend_exprt
1m 37s
Verilog: use zero_extend_exprt Syntactic checks #3108: Pull request #1302 synchronize by kroening
2m 44s verilog_zero_extend_exprt
verilog_zero_extend_exprt
2m 44s
Verilog: use zero_extend_exprt Syntactic checks #3107: Pull request #1302 synchronize by kroening
1m 39s verilog_zero_extend_exprt
verilog_zero_extend_exprt
1m 39s
Bump CBMC dependency from cbmc-6.7.0 to cbmc-6.7.1 Syntactic checks #3106: Pull request #1323 synchronize by kroening
1m 41s bump-to-cbmc-6.7.1
bump-to-cbmc-6.7.1
1m 41s
Verilog: use zero_extend_exprt Syntactic checks #3105: Pull request #1302 synchronize by kroening
1m 40s verilog_zero_extend_exprt
verilog_zero_extend_exprt
1m 40s
Bump CBMC dependency from cbmc-6.7.0 to cbmc-6.7.1 Syntactic checks #3104: Pull request #1323 synchronize by kroening
2m 13s bump-to-cbmc-6.7.1
bump-to-cbmc-6.7.1
2m 13s
Verilog: avoid multi-ary with expressions Syntactic checks #3103: Pull request #1325 opened by kroening
1m 33s verilog-no-multi-op-with
verilog-no-multi-op-with
1m 33s
Verilog: modernise signature of verilog_synthesist::assignment_rec Syntactic checks #3102: Pull request #1324 synchronize by kroening
2m 41s synth-assignment-rec-signature
synth-assignment-rec-signature
2m 41s
Verilog: modernise signature of verilog_synthesist::assignment_rec Syntactic checks #3101: Pull request #1324 opened by kroening
1m 38s synth-assignment-rec-signature
synth-assignment-rec-signature
1m 38s
Bump CBMC dependency from cbmc-6.7.0 to cbmc-6.7.1 Syntactic checks #3100: Pull request #1323 opened by kroening
1m 42s bump-to-cbmc-6.7.1
bump-to-cbmc-6.7.1
1m 42s
Verilog: KNOWNBUG test for unconnected module input ports Syntactic checks #3099: Pull request #1322 synchronize by kroening
1m 43s unconnected_ports1
unconnected_ports1
1m 43s
Verilog: KNOWNBUG test for unconnected module input ports Syntactic checks #3098: Pull request #1322 opened by kroening
2m 51s unconnected_ports1
unconnected_ports1
2m 51s
bump EBMC version to 5.8 Syntactic checks #3097: Pull request #1321 opened by kroening
1m 40s bump-ebmc-version
bump-ebmc-version
1m 40s
Verilog: allow system function calls as module items Syntactic checks #3096: Pull request #1320 synchronize by kroening
2m 52s error1-fix
error1-fix
2m 52s
ProTip! You can narrow down the results and go further in time using created:<2025-10-14 or the other filters available.