Skip to content

Actions: t-crest/l2-cache

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
38 workflow runs
38 workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
L2 CI L2 CI #29: Scheduled
5h 39m 49s main
main
5h 39m 49s
L2 CI L2 CI #28: Scheduled
5h 24m 8s main
main
5h 24m 8s
L2 CI L2 CI #27: Scheduled
5h 29m 27s main
main
5h 29m 27s
L2 CI L2 CI #26: Scheduled
5h 34m 2s main
main
5h 34m 2s
L2 CI L2 CI #25: Scheduled
5h 25m 48s main
main
5h 25m 48s
L2 CI L2 CI #24: Scheduled
6h 4m 22s main
main
6h 4m 22s
Update top-level synthesis modules L2 CI #23: Commit ee13d1a pushed by ArijusGrotuzas
6h 4m 8s main
main
6h 4m 8s
Reduce number of top-level synthesis module pins L2 CI #22: Commit 915ea37 pushed by ArijusGrotuzas
5h 59m 25s main
main
5h 59m 25s
L2 CI L2 CI #21: Scheduled
6h 6m 2s main
main
6h 6m 2s
L2 CI L2 CI #20: Scheduled
5h 59m 2s main
main
5h 59m 2s
L2 CI L2 CI #19: Scheduled
11m 17s main
main
11m 17s
L2 CI L2 CI #18: Scheduled
10m 19s main
main
10m 19s
L2 CI L2 CI #17: Scheduled
5h 59m 14s main
main
5h 59m 14s
Improve hardware frequency L2 CI #16: Commit a4e9fee pushed by ArijusGrotuzas
5h 56m 33s main
main
5h 56m 33s
L2 CI L2 CI #15: Scheduled
6h 0m 27s main
main
6h 0m 27s
L2 CI L2 CI #14: Scheduled
5h 59m 1s main
main
5h 59m 1s
L2 CI L2 CI #13: Scheduled
5h 58m 37s main
main
5h 58m 37s
L2 CI L2 CI #12: Scheduled
5h 58m 9s main
main
5h 58m 9s
L2 CI L2 CI #11: Scheduled
5h 56m 29s main
main
5h 56m 29s
L2 CI L2 CI #10: Scheduled
5h 51m 35s main
main
5h 51m 35s
Update contention policy L2 CI #9: Commit 7da49fa pushed by ArijusGrotuzas
5h 59m 31s main
main
5h 59m 31s
Update makefile L2 CI #8: Commit 673e7cc pushed by ArijusGrotuzas
5h 58m 14s main
main
5h 58m 14s
L2 CI L2 CI #7: Scheduled
5h 53m 45s main
main
5h 53m 45s
L2 CI L2 CI #6: Scheduled
5h 53m 53s main
main
5h 53m 53s
L2 CI L2 CI #5: Scheduled
5h 50m 18s main
main
5h 50m 18s