Open
Conversation
Cortex-M7 CPUs have that bit set by default and cannot be written. Signed-off-by: Jean Pierre Dudey <me@jeandudey.tech>
Author
|
Added 4edadba as the demonstrator for drone-os/drone-core#16 |
The STREX instruction doesn't permits the Rd register to be the same as Rt and Rn, this applies to Cortex-M7 as well to Cortex-M4, and probably others too. Signed-off-by: Jean Pierre Dudey <me@jeandudey.tech>
Signed-off-by: Jean Pierre Dudey <me@jeandudey.tech>
These fields are available only for Cortex-M targets with an instruction and data cache. As of now only Cortex-M7 and Cortex-M35P have options for these caches. Signed-off-by: Jean Pierre Dudey <me@jeandudey.tech>
jeandudey
force-pushed
the
2021_07_16-m7-support
branch
2 times, most recently
from
ef88196 to
8ccf71e
Compare
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
1 participant
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Almost no changes to the code, only the specific bits for Cortex-M7. Also, should the register definition for SCB.CCR.STKALIGN be changed? On Cortex-M7 it's read-only unlike for other Cortex-M processors, I tried feature gating only the field but it didn't work, so I had to do the entire register block, so I only removed the line of code that sets that specific bit (for Cortex-M7 is already set).