This repository contains SystemVerilog code for a Clock Domain Crossing FIFO in the part3 directory.
The top module demonstrates the functioning CDC FIFO by instantiating two FIFOs for upstream and downstream data tied to an I2S2 and serial interface for audio output.
Click Code > Codespaces > Create codespace on main to build and run tests