Skip to content
View Raveem13's full-sized avatar
:octocat:
Open to Work
:octocat:
Open to Work

Block or report Raveem13

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Raveem13/README.md

Hi there, 👋 I'm Raveem Gouda

  • 🏢 I’ve worked in Capgemini India, AMD - Xilinx India
  • 🎓 I've studied B.E. in Electronics & Communication Engineering at BIT, Bangalore, and M.Tech. in Embedded Systems at N.I.E.L.I.T Calicut.
  • 🧑🏽‍💻 I write code in C, C++, Python, JavaScript, Assembly, Verilog.
  • 👯 I’m looking for opportunities where I significantly contribute to the organization's growth.

Pinned Loading

  1. ina23x ina23x Public

    A `#![no_std]` Rust driver for the Texas Instruments "INA23x: INA238 & INA239" 85V, 16-Bit High-Precision Power/Current/Voltage

    Rust 1

  2. axi-matrix-accelerator axi-matrix-accelerator Public

    This project implements AXI-based matrix multiply accelerator.

    SystemVerilog 2

  3. axi4-mem-vip axi4-mem-vip Public

    SystemVerilog UVM verification IP for an AXI4 memory slave supporting INCR bursts, outstanding transactions, ID-based ordering, write strobes, and protocol SVA assertions.

    SystemVerilog

  4. ImagetoCSV_converter ImagetoCSV_converter Public

    This converts tables in image to CSV using Python 3.6.

    Jupyter Notebook

  5. Deep_learning Deep_learning Public

    The repository contains the codes that I wrote and practiced during my Deep learning journey.

    HTML

  6. HDLbits-practice-solution HDLbits-practice-solution Public

    This is a repository containing my solutions to the problem statements given on HDLBits website.

    Verilog 1