Skip to content
View KARAN-D05's full-sized avatar
🎯
Focusing
🎯
Focusing
2 followers · 2 following

Block or report KARAN-D05

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
KARAN-D05/README.md

Hi, I'm Karan 👋

🌱 Building and exploring computing systems from the ground up

🔧 What I work on

  • Low-level computational machine design
  • Feedback-driven control and computation
  • Hardware-software interface boundaries
  • Fault tolerant and self-correcting architectures
  • Gate-level and threshold-based learning systems
  • Algorithm design under hardware constraints

Pinned Loading

  1. Computing_Machinery_from_Scratch Computing_Machinery_from_Scratch Public

    Started as an idea which kept evolving into a better and more advanced fault-tolerant 400+ logic gate autonomous arithmetic computing machine which then eventually evolved into a machine that can e…

    Verilog 1

  2. Assembler Assembler Public

    Built custom assembly language and Assembler for my custom-built Computing Machinery project as its software extension. Mapped machine-functionality to assembly capable of data-control, machine-con…

    Python 1

  3. Gate-Level-Cybernetic-Classifier Gate-Level-Cybernetic-Classifier Public

    This project explores how adaptive behavior and learning-like dynamics can emerge from purely deterministic gate-level systems. It evolves from strict Boolean matching to score-based decision makin…

    Verilog 2

  4. 8-Bit-Computer 8-Bit-Computer Public

    Independently designing, testing and building an 8-Bit computer to explore how computers work fundamentally at gate level. Implemented various digital modules like Programmable ROM, address decoder…

    Verilog 1

  5. Artificial-Neuron Artificial-Neuron Public

    This project implements a basic McCulloch–Pitts artificial neuron. The current versions supports two binary inputs, a programmable threshold and inhibitory weights allowing it to emulate logic func…

    Verilog

  6. TopoCore TopoCore Public

    TopoCore is an experimental spatial execution architecture where programs exist as traversable 2D layouts rather than linear instruction streams. Inspired by Befunge, semiotics, and semasiographic …

    Befunge