Skip to content
View Frogwells's full-sized avatar
💭
I may be slow to respond.
💭
I may be slow to respond.

Block or report Frogwells

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. fpga_design fpga_design Public

    这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统

    Verilog 96 33

  2. fpga_cmos_design fpga_cmos_design Public

    这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西

    Verilog 36 16

  3. lk lk Public

    The 'littlekernel/lk' fork for Well Safety Kernel.

    C 5 1

  4. l4 l4 Public

    The L4 microkernel follows the l4.x2.rev interface standard

    C 1 1