Skip to content

Commit 2ae138f

Browse files
fpistmfpistm
authored
Merge pull request #2587 from fpistm/stm32cubeC0_update
chore(c0): update to latest STM32CubeC0 v1.3.0
2 parents 6f28a48 + bd82281 commit 2ae138f

File tree

183 files changed

+41188
-436
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

183 files changed

+41188
-436
lines changed

‎cmake/boards_db.cmake‎

Lines changed: 242 additions & 2 deletions
Large diffs are not rendered by default.

‎cores/arduino/stm32/stm32_def_build.h‎

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -6,8 +6,14 @@
66
#define CMSIS_STARTUP_FILE "startup_stm32c011xx.s"
77
#elif defined(STM32C031xx)
88
#define CMSIS_STARTUP_FILE "startup_stm32c031xx.s"
9+
#elif defined(STM32C051xx)
10+
#define CMSIS_STARTUP_FILE "startup_stm32c051xx.s"
911
#elif defined(STM32C071xx)
1012
#define CMSIS_STARTUP_FILE "startup_stm32c071xx.s"
13+
#elif defined(STM32C091xx)
14+
#define CMSIS_STARTUP_FILE "startup_stm32c091xx.s"
15+
#elif defined(STM32C092xx)
16+
#define CMSIS_STARTUP_FILE "startup_stm32c092xx.s"
1117
#elif defined(STM32F030x6)
1218
#define CMSIS_STARTUP_FILE "startup_stm32f030x6.s"
1319
#elif defined(STM32F030x8)

‎libraries/SrcWrapper/src/HAL/stm32yyxx_hal_fdcan.c‎

Lines changed: 3 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -2,7 +2,9 @@
22
#pragma GCC diagnostic push
33
#pragma GCC diagnostic ignored "-Wunused-parameter"
44

5-
#ifdef STM32G0xx
5+
#ifdef STM32C0xx
6+
#include "stm32c0xx_hal_fdcan.c"
7+
#elif STM32G0xx
68
#include "stm32g0xx_hal_fdcan.c"
79
#elif STM32G4xx
810
#include "stm32g4xx_hal_fdcan.c"

‎system/Drivers/CMSIS/Device/ST/STM32C0xx/Include/stm32c011xx.h‎

Lines changed: 5 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -570,6 +570,11 @@ typedef struct
570570
#define UID_BASE (0x1FFF7550UL) /*!< Unique device ID register base address */
571571
#define FLASHSIZE_BASE (0x1FFF75A0UL) /*!< Flash size data register base address */
572572

573+
/*!< Bootloader Firmware */
574+
575+
/************ Bootloader Exit Secure Memory Firmware *************/
576+
#define BL_EXIT_SEC_MEM_BASE (0x1FFF1600UL)
577+
573578
/**
574579
* @}
575580
*/
@@ -3797,12 +3802,6 @@ typedef struct
37973802
/******************************************************************************/
37983803

37993804
/******************** Bit definition for RCC_CR register *****************/
3800-
#define RCC_CR_SYSDIV_Pos (2U)
3801-
#define RCC_CR_SYSDIV_Msk (0x7UL << RCC_CR_SYSDIV_Pos) /*!< 0x0000001C */
3802-
#define RCC_CR_SYSDIV RCC_CR_SYSDIV_Msk /*!< Clock division factor for system clock */
3803-
#define RCC_CR_SYSDIV_0 (0x1UL << RCC_CR_SYSDIV_Pos) /*!< 0x00000004 */
3804-
#define RCC_CR_SYSDIV_1 (0x2UL << RCC_CR_SYSDIV_Pos) /*!< 0x00000008 */
3805-
#define RCC_CR_SYSDIV_2 (0x4UL << RCC_CR_SYSDIV_Pos) /*!< 0x00000010 */
38063805
#define RCC_CR_HSIKERDIV_Pos (5U)
38073806
#define RCC_CR_HSIKERDIV_Msk (0x7UL << RCC_CR_HSIKERDIV_Pos) /*!< 0x000000E0 */
38083807
#define RCC_CR_HSIKERDIV RCC_CR_HSIKERDIV_Msk /*!< HSI48 clock division factor for HSI kernel clocks inputs */

‎system/Drivers/CMSIS/Device/ST/STM32C0xx/Include/stm32c031xx.h‎

Lines changed: 5 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -573,6 +573,11 @@ typedef struct
573573
#define UID_BASE (0x1FFF7550UL) /*!< Unique device ID register base address */
574574
#define FLASHSIZE_BASE (0x1FFF75A0UL) /*!< Flash size data register base address */
575575

576+
/*!< Bootloader Firmware */
577+
578+
/************ Bootloader Exit Secure Memory Firmware *************/
579+
#define BL_EXIT_SEC_MEM_BASE (0x1FFF1600UL)
580+
576581
/**
577582
* @}
578583
*/
@@ -3951,12 +3956,6 @@ typedef struct
39513956
/******************************************************************************/
39523957

39533958
/******************** Bit definition for RCC_CR register *****************/
3954-
#define RCC_CR_SYSDIV_Pos (2U)
3955-
#define RCC_CR_SYSDIV_Msk (0x7UL << RCC_CR_SYSDIV_Pos) /*!< 0x0000001C */
3956-
#define RCC_CR_SYSDIV RCC_CR_SYSDIV_Msk /*!< Clock division factor for system clock */
3957-
#define RCC_CR_SYSDIV_0 (0x1UL << RCC_CR_SYSDIV_Pos) /*!< 0x00000004 */
3958-
#define RCC_CR_SYSDIV_1 (0x2UL << RCC_CR_SYSDIV_Pos) /*!< 0x00000008 */
3959-
#define RCC_CR_SYSDIV_2 (0x4UL << RCC_CR_SYSDIV_Pos) /*!< 0x00000010 */
39603959
#define RCC_CR_HSIKERDIV_Pos (5U)
39613960
#define RCC_CR_HSIKERDIV_Msk (0x7UL << RCC_CR_HSIKERDIV_Pos) /*!< 0x000000E0 */
39623961
#define RCC_CR_HSIKERDIV RCC_CR_HSIKERDIV_Msk /*!< HSI48 clock division factor for HSI kernel clocks inputs */

‎system/Drivers/CMSIS/Device/ST/STM32C0xx/Include/stm32c051xx.h‎

Lines changed: 7036 additions & 0 deletions
Large diffs are not rendered by default.

‎system/Drivers/CMSIS/Device/ST/STM32C0xx/Include/stm32c071xx.h‎

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -640,6 +640,11 @@ typedef struct
640640
#define UID_BASE (0x1FFF7550UL) /*!< Unique device ID register base address */
641641
#define FLASHSIZE_BASE (0x1FFF75A0UL) /*!< Flash size data register base address */
642642

643+
/*!< Bootloader Firmware */
644+
645+
/************ Bootloader Exit Secure Memory Firmware *************/
646+
#define BL_EXIT_SEC_MEM_BASE (0x1FFF6000UL)
647+
643648
/**
644649
* @}
645650
*/

‎system/Drivers/CMSIS/Device/ST/STM32C0xx/Include/stm32c091xx.h‎

Lines changed: 7276 additions & 0 deletions
Large diffs are not rendered by default.

‎system/Drivers/CMSIS/Device/ST/STM32C0xx/Include/stm32c092xx.h‎

Lines changed: 7950 additions & 0 deletions
Large diffs are not rendered by default.

‎system/Drivers/CMSIS/Device/ST/STM32C0xx/Include/stm32c0xx.h‎

Lines changed: 13 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -56,10 +56,15 @@
5656
application
5757
*/
5858

59-
#if !defined (STM32C011xx) && !defined (STM32C031xx) && !defined (STM32C071xx)
59+
#if !defined (STM32C011xx) && !defined (STM32C031xx) \
60+
&& !defined (STM32C051xx) && !defined (STM32C071xx) \
61+
&& !defined (STM32C091xx) && !defined (STM32C092xx)
6062
/* #define STM32C011xx */ /*!< STM32C011xx Devices */
6163
/* #define STM32C031xx */ /*!< STM32C031xx Devices */
64+
/* #define STM32C051xx */ /*!< STM32C051xx Devices */
6265
/* #define STM32C071xx */ /*!< STM32C071xx Devices */
66+
/* #define STM32C091xx */ /*!< STM32C091xx Devices */
67+
/* #define STM32C092xx */ /*!< STM32C092xx Devices */
6368
#endif
6469

6570
/* Tip: To avoid modifying this file each time you need to switch between these
@@ -78,7 +83,7 @@
7883
* @brief CMSIS Device version number V1.0.0
7984
*/
8085
#define __STM32C0_CMSIS_VERSION_MAIN (0x01U) /*!< [31:24] main version */
81-
#define __STM32C0_CMSIS_VERSION_SUB1 (0x02U) /*!< [23:16] sub1 version */
86+
#define __STM32C0_CMSIS_VERSION_SUB1 (0x03U) /*!< [23:16] sub1 version */
8287
#define __STM32C0_CMSIS_VERSION_SUB2 (0x00U) /*!< [15:8] sub2 version */
8388
#define __STM32C0_CMSIS_VERSION_RC (0x00U) /*!< [7:0] release candidate */
8489
#define __STM32C0_CMSIS_VERSION ((__STM32C0_CMSIS_VERSION_MAIN << 24)\
@@ -98,8 +103,14 @@
98103
#include "stm32c011xx.h"
99104
#elif defined(STM32C031xx)
100105
#include "stm32c031xx.h"
106+
#elif defined(STM32C051xx)
107+
#include "stm32c051xx.h"
101108
#elif defined(STM32C071xx)
102109
#include "stm32c071xx.h"
110+
#elif defined(STM32C091xx)
111+
#include "stm32c091xx.h"
112+
#elif defined(STM32C092xx)
113+
#include "stm32c092xx.h"
103114
#else
104115
#error "Please select first the target STM32C0xx device used in your application (in stm32c0xx.h file)"
105116
#endif

0 commit comments

Comments
 (0)