Skip to content

Actions: riseproject-dev/executorch

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
691 workflow runs
691 workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
nightly nightly #46: Scheduled
23h 59m 40s main
main
23h 59m 40s
RISC-V RISC-V #43: Scheduled
21h 8m 10s main
main
21h 8m 10s
Apple Apple #48: Scheduled
15s main
main
15s
Android Release Artifacts Android Release Artifacts #45: Scheduled
1d 0h 0m 11s main
main
1d 0h 0m 11s
Weekly PyTorch Pin Bump Weekly PyTorch Pin Bump #7: Scheduled
9s main
main
9s
Cadence Build & Test Cadence Build & Test #64: Scheduled
21h 27m 41s main
main
21h 27m 41s
Pico2 Build Validation Pico2 Build Validation #47: Scheduled
21h 50m 41s main
main
21h 50m 41s
Test ARM Backend Test ARM Backend #61: Scheduled
22h 41m 59s main
main
22h 41m 59s
nightly nightly #45: Scheduled
22h 48m 3s main
main
22h 48m 3s
RISC-V RISC-V #42: Scheduled
1d 0h 0m 2s main
main
1d 0h 0m 2s
Apple Apple #47: Scheduled
14s main
main
14s
Android Release Artifacts Android Release Artifacts #44: Scheduled
1d 0h 0m 9s main
main
1d 0h 0m 9s
Cadence Build & Test Cadence Build & Test #63: Scheduled
1d 0h 0m 3s main
main
1d 0h 0m 3s
Pico2 Build Validation Pico2 Build Validation #46: Scheduled
1d 0h 0m 2s main
main
1d 0h 0m 2s
Test ARM Backend Test ARM Backend #60: Scheduled
1d 0h 0m 2s main
main
1d 0h 0m 2s
nightly nightly #44: Scheduled
1d 0h 0m 2s main
main
1d 0h 0m 2s
RISC-V RISC-V #41: Scheduled
1d 0h 0m 3s main
main
1d 0h 0m 3s
Apple Apple #46: Scheduled
13s main
main
13s
Android Release Artifacts Android Release Artifacts #43: Scheduled
1d 0h 0m 6s main
main
1d 0h 0m 6s
Cadence Build & Test Cadence Build & Test #62: Scheduled
1d 0h 0m 3s main
main
1d 0h 0m 3s
Pico2 Build Validation Pico2 Build Validation #45: Scheduled
1d 0h 0m 3s main
main
1d 0h 0m 3s
Test ARM Backend Test ARM Backend #59: Scheduled
1d 0h 0m 3s main
main
1d 0h 0m 3s
nightly nightly #43: Scheduled
1d 0h 0m 3s main
main
1d 0h 0m 3s
RISC-V RISC-V #40: Scheduled
22h 21m 9s main
main
22h 21m 9s
Apple Apple #45: Scheduled
16s main
main
16s