@@ -71,39 +71,42 @@ export DISABLE_CUSTOM_ALL_REDUCE="${DISABLE_CUSTOM_ALL_REDUCE:-0}"
7171# OFFLOADING=hicache | none (passed from YAML; default none for disagg).
7272# HICACHE_TIER: L2 -> GPU + CPU-DRAM host pool. L3 -> + Mooncake store.
7373export OFFLOADING=" ${OFFLOADING:- none} "
74- export HICACHE_TIER=" ${HICACHE_TIER:- L3} "
75- export HICACHE_TOTAL_CPU_DRAM_GB=" ${HICACHE_TOTAL_CPU_DRAM_GB:- 64} "
76- export HICACHE_HOST_POOL_COUNT=" ${HICACHE_HOST_POOL_COUNT:- 1} "
77- # DSV4 uses page-size 256 (set in models.yaml); HiCache must match.
78- export HICACHE_PAGE_SIZE=" ${HICACHE_PAGE_SIZE:- 256} "
79- # Per-rank L2 host pool in GB.
80- export HICACHE_SIZE_GB=" ${HICACHE_SIZE_GB:- 100} "
81-
82- # ── HiCache layout/backend by tier ──
83- # L3 (Mooncake): page_first + direct + write_through + storage=mooncake
84- # L2 (CPU DRAM): layer_first + direct + write_through_selective + storage=none
85- # NOTE: write_through_selective evicts only under GPU memory pressure, avoiding
86- # the mori RDMA race that causes GPU memory access faults with write_through.
87- if [[ " ${HICACHE_TIER^^} " == " L3" ]]; then
88- export HICACHE_MEM_LAYOUT=" ${HICACHE_MEM_LAYOUT:- page_first} "
89- export HICACHE_IO_BACKEND=" ${HICACHE_IO_BACKEND:- direct} "
90- export HICACHE_WRITE_POLICY=" ${HICACHE_WRITE_POLICY:- write_through} "
91- export HICACHE_STORAGE_BACKEND=" ${HICACHE_STORAGE_BACKEND:- mooncake} "
92- else
93- export HICACHE_MEM_LAYOUT=" ${HICACHE_MEM_LAYOUT:- layer_first} "
94- export HICACHE_IO_BACKEND=" ${HICACHE_IO_BACKEND:- direct} "
95- export HICACHE_WRITE_POLICY=" ${HICACHE_WRITE_POLICY:- write_through_selective} "
96- export HICACHE_STORAGE_BACKEND=" ${HICACHE_STORAGE_BACKEND:- } "
74+ # HiCache/Mooncake tunables only matter when KV offloading is enabled.
75+ if [[ " $OFFLOADING " == " hicache" ]]; then
76+ export HICACHE_TIER=" ${HICACHE_TIER:- L2} "
77+ export HICACHE_TOTAL_CPU_DRAM_GB=" ${HICACHE_TOTAL_CPU_DRAM_GB:- 64} "
78+ export HICACHE_HOST_POOL_COUNT=" ${HICACHE_HOST_POOL_COUNT:- 1} "
79+ # DSV4 uses page-size 256 (set in models.yaml); HiCache must match.
80+ export HICACHE_PAGE_SIZE=" ${HICACHE_PAGE_SIZE:- 256} "
81+ # Per-rank L2 host pool in GB.
82+ export HICACHE_SIZE_GB=" ${HICACHE_SIZE_GB:- 100} "
83+
84+ # ── HiCache layout/backend by tier ──
85+ # L3 (Mooncake): page_first + direct + write_through + storage=mooncake
86+ # L2 (CPU DRAM): layer_first + direct + write_through_selective + storage=none
87+ # NOTE: write_through_selective evicts only under GPU memory pressure, avoiding
88+ # the mori RDMA race that causes GPU memory access faults with write_through.
89+ if [[ " ${HICACHE_TIER^^} " == " L3" ]]; then
90+ export HICACHE_MEM_LAYOUT=" ${HICACHE_MEM_LAYOUT:- page_first} "
91+ export HICACHE_IO_BACKEND=" ${HICACHE_IO_BACKEND:- direct} "
92+ export HICACHE_WRITE_POLICY=" ${HICACHE_WRITE_POLICY:- write_through} "
93+ export HICACHE_STORAGE_BACKEND=" ${HICACHE_STORAGE_BACKEND:- mooncake} "
94+ else
95+ export HICACHE_MEM_LAYOUT=" ${HICACHE_MEM_LAYOUT:- layer_first} "
96+ export HICACHE_IO_BACKEND=" ${HICACHE_IO_BACKEND:- direct} "
97+ export HICACHE_WRITE_POLICY=" ${HICACHE_WRITE_POLICY:- write_through_selective} "
98+ export HICACHE_STORAGE_BACKEND=" ${HICACHE_STORAGE_BACKEND:- } "
99+ fi
100+ export HICACHE_DECODE=" ${HICACHE_DECODE:- 0} "
101+ # Shared nodes: use non-default Mooncake ports to avoid collisions.
102+ export MC_MASTER_PORT=" ${MC_MASTER_PORT:- 58137} "
103+ export MC_METRICS_PORT=" ${MC_METRICS_PORT:- 19003} "
104+ export MC_PATCH_HOSTPOOL=" ${MC_PATCH_HOSTPOOL:- 1} "
105+ export MC_PROTOCOL=" ${MC_PROTOCOL:- tcp} "
106+ export MC_GLOBAL_SEG=" ${MC_GLOBAL_SEG:- 30gb} "
107+ export MC_DEVICE=" ${MC_DEVICE:- rdma0} "
108+ export MC_MASTER_ADDR=" ${MC_MASTER_ADDR:- } "
97109fi
98- export HICACHE_DECODE=" ${HICACHE_DECODE:- 0} "
99- # Shared nodes: use non-default Mooncake ports to avoid collisions.
100- export MC_MASTER_PORT=" ${MC_MASTER_PORT:- 58137} "
101- export MC_METRICS_PORT=" ${MC_METRICS_PORT:- 19003} "
102- export MC_PATCH_HOSTPOOL=" ${MC_PATCH_HOSTPOOL:- 1} "
103- export MC_PROTOCOL=" ${MC_PROTOCOL:- tcp} "
104- export MC_GLOBAL_SEG=" ${MC_GLOBAL_SEG:- 30gb} "
105- export MC_DEVICE=" ${MC_DEVICE:- rdma0} "
106- export MC_MASTER_ADDR=" ${MC_MASTER_ADDR:- } "
107110
108111# ── MoRIIO RDMA Send Queue tuning ──
109112export MORI_IO_SQ_BACKOFF_TIMEOUT_US=" ${MORI_IO_SQ_BACKOFF_TIMEOUT_US:- 500000} "
0 commit comments