Skip to content

Commit effbbed

Browse files
authored
docs(dn): Louai Hammad 10/13/2025 (#412)
* week 1 dn * docs(dn): Louai Hammad 10/13/2025
1 parent 8c849f0 commit effbbed

File tree

1 file changed

+23
-0
lines changed

1 file changed

+23
-0
lines changed
Lines changed: 23 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,23 @@
1+
# Louai's Design Notebook
2+
3+
## Week of 22 September 2025 (Week 4)
4+
5+
### Week 1 Catchup
6+
Project Work:
7+
* Completed "Design Notebooks and Git" and "Development Environment"
8+
9+
Had no issues following the instructions. Maybe a note should be added on the WSL section to make sure to update your version of Ubuntu to the latest version
10+
before attempting to add the new repos since that caused me a lot of headache.
11+
12+
## Week of 13 October 2025 (Week 7)
13+
Project Work:
14+
* Completed pc.v and register_file.v
15+
16+
In the few weeks since the last update, I met with my group members Calvin and Aaquil several times to discuss the following:
17+
1. Calvin presents his implementation of alu.v and tasks for pc.v are delegated
18+
2. Louai presents his implementation of pc.v and tasks for register_file.v are delegated
19+
3. Louai helps Aaquil get caught up to speed on both implementations and Verilog basics
20+
4. register_file.v is started and some pair programming is done
21+
5. More work on register_file.v by me personally, Aaquil setting up his dev environment, and Calvin doing final tweaks on alu.v making sure all cases are passed, and merging the code into main.
22+
23+
Although we were not supposed to "delegate" modules and are supposed to work on them together, we meet after each module is completed to discuss every line of code and many questions are asked and answered. In the future, we will pair-program the more complex modules.

0 commit comments

Comments
 (0)